Introduction
The industry standard EEPROM/flash memory cells are largely based on multi-gated structure. Due to a high demand in embedded nonvolatile memory (NVM) for system integration on a chip, single-poly EEPROM/flash cells [1] - [3] become an active research topic in recent years. Conventional cells requires a large area N-Well or P-Well as floating gate coupling node, the bit sizes are often too large for high density NVM applications. A single-poly EEPROM cell [4] with a channel hot hole for programming and channel hot electron for erasing schemes were proposed by our group. In this work, we present a fully CMOS logic process compatible flash cell with common select gate and floating node structure with reduced cell size. A feature-sized n-MOSFET per non-volatile memory bit is successful ly demonstrated and the CMOS-process-based flash cell size can be as small as multi-gated flash memory.
Cell Structure and Array Architecture
The novel flash memory cells arranged are shown in Fig. 1(a) , in the same word line, ex. WL0, array page, every cell composed of two serial N-channel MOSFET, an identical select transistor (SG) and a floating gate transistor (FG) via a common floating N + node, X. Area per bit under the standard logic process design rule is about 24F 2 as shown in the cell layout in Fig. 1(b) . The memory cell area is the smallest among the reported CMOS-process-based non-volatile memory cells. The memory devices and the corresponding dummy memory devices are fabricated by 0.35µm standard logic single-poly CMOS technology. The oxide thickness under the select gate and the floating gate is 7.5nm. The sample devices measured have transistor width, select transistor gate length, floating gate length designed as 5µm, 0.35µm, and 0.35µm respectively. Table 1 lists the operating conditions of the cell. A cell can be programmed and erased by channel hot hole and channel hot election injection respectively, same as the EEPROM operation reported in our previous work [4] . 
Operation Principles and Experiments Results

Conclusions
A high density flash memory cell fabricated by standard CMOS logic process and operated by 6V voltage has been introduced. With novel operation principles and array architecture, the smallest bit area of a CMOS-process-based flash memory cell is proposed. The floating gates in an array page are arranged by sharing one select gate and a common floating node. Operated by select-gate-controlled channel hot hole programming and channel hot electron erasing, one n-MOSFET per non-volatile memory bit has been successfully demo nstrated. 10 5 cycling endurance and 10 years excellent retention characteristics of this cell are observed. This new technology is a paradigm change in embedded nonvolatile memory applications. Read Time (Sec) Fig. 8 There is almost no effect on the storie d charge of the floating gate at the read conditions. 
